Abstract-A semiconductor random-accessor memory (RAM) unit is a connection of RAM chips, data cable, chip select cable, and address cable so that each storage element can be selected for writing or reading independent of previous writes or reads. The faulty RAM unit is represented by a model consisting of four types of faults: stuck-at-0 or 1 fault on data cable, chip select cable, address cable, and storage elements in RAM chips, and a type of adjacent pattern interference fault in RAM chips. The testing of a RAM unit and locating faults to the RAM chips or wires in the various cables, when the RAM unit is part of a computer system, is considered. A set of six tests has been designed to diagnose the faults in the modeJ. The sequence in which these tests have to be performed is determined. By using this sequence faulty components in a RAM unit are located when at most one type of fault in the model is present.
I. INTRODUCTION L ARGE-SCALE integrated random-access memories (RAM chips) have been increasingly used in computer and control systems. Functional testing of these RAM chips has been investigated by several authors [1] [2] [3] [4] [5] . The presence of a large number of storage elements in a RAM chip makes extensive functional testing very time consuming.
It has been shown experimentally that certain faults in memories can be detected by performing pattern-sensitivity tests [6] . These tests treat the memory as a "black box" and this approach follows the sequential machine identification philosophy. Hayes [7] has formalized the pattern sensitive testing of a RAM chip by defining an incompletely specified sequential machine with 2N states and 3N inputs, where N is the number of storage elements in a RAM chip. He has also shown that if unrestricted patternsensitive faults (PSFS) are present in the machine then an algorithm generated a checking sequence of length (3N2 + 2N)2N, which has been shown to be computationally infeasible. However, if the fault is restricted to a single PSF (SPSF) and if each storage element is a member of cx distinct neighborhoods, then a checking sequence of Manuscript received February '4, 1975 length (3a2 + 21)2'N is sufficient. With a = 5 and N > 4000, the length of checking sequence for SPSF is 2720N, which is quite large and thus making the checking sequence approach economically unattractive.
In most computer mainframes the amount of memory needed is far beyond the number of storage elements in a RAM chip. So, memory units (RAM units) are built using a number of RAM chips organized in rows and columns, support circuitry for the RAM chips, and wires (lines) for selecting a storage element in a RAM chip, writing and reading data. The problem of testing RAM units, when it is part of a computer system, is considered. Since the RAM unit is an expensive part to replace on detecting a fault, it is also necessary to locate the fault to RAM chips or-lines in the RAM unit. The fault detection and location in a RAM unit is performed by developing a fault model and devising efficient tests by using some of the structural properties of RAM chips.
Most of the faults in the logic circuits and lines in a RAM chip can be represented by stuck-at-0 (1) fault on the lines providing input to, and carrying output from these circuits [5] , [8] . Many of the faults in the storage elements can be represented by the content of a storage element stuck-at-0 (1). The high density of circuits and the characteristics of storage element circuits in MOS and bipolar technologies present an interaction between the contents of neighboring storage elements [1] , [7] , [9] , [10] . This interaction can be represented by adjacent pattern interference fault, which is defined to be the change in the content of a storage element when only the contents of its neighbors are altered. The faults in the various lines and support circuitry of a RAM unit can be represented by stuck-at-0 (1) fault on the lines [5] , [10] , [11] . With this knowledge, the fault model for a RAM unit is developed in Section II. The model consists of four types of faults: D-fault, CS-fault, A-fault, and RAM chip faults.
One of the desired characteristics for the mass production of RAM chips is a simple layout for the circuits of storage elements, support circuits, and connections for accessing the storage elements, with conductors running straight and fewer bends [9] , [10] , [12] , [13] . By with 2P columns and rows, then it is possible to select any storage element for writing or reading independent of previous operations, by using p pins and multiplexing the address. Without the symmetric array the RAM chip would have required 2p pins for addressing. This symmetric array (SA) organization of RAM chips is utilized in designing tests for a RAM unit.
The tests for diagnosing a D-fault, a CS-fault, and an A-fault are described in Section III, and the tests for diagnosing RAM chip faults are described in Section IV. The sequence in which the tests are to be performed is shown in Section V.
II. FAULT MODEL OF A RAM UNIT
A random access memory M is defined to be a set CO, C1, , CK, , CN-1 of binary storage elements, e.g., flipflops [7] . The subscript K of CK is its address. Each storage element can be considered to be an incompletely specified sequential machine (Mealy type) with 2 states, 3 inputs, and 2 outputs. The state table of the machine is shown in Fig. 1 . Any storage element in M may be selected for reading or writing independent of the previous READ or WRITE operations.
The state of a storage element CK is stuck-at-0 (1) A RAM chip is a connection of M, DC, R, and Z so that every storage element may be selected for reading or writing independent of previous READ'S or WRITE'S. A typical RAM chip is shown in Fig. 2 and the function of each unit is described in [10] , [12] . A RAM chip is faulty if any of the above mentioned faults is present.
A data cable D is a set d1, d2, . A RAM unit is a connection of RAM chips, D, CS, and A so that every storage element in the RAM chips may be selected for reading or writing independent of previous READ s or WRITE s. A typical RAM unit is shown in Fig. 3 and the function of each unit is described in [9] , [10] , [15] . The RAM unit is faulty if any of the above mentioned faults is present in any of the RAM chips, D, CS or A. Most of the faults in the logic circuitry for realizing a RAM unit manifest themselves as logical stuck-at-0 or 1 fault on the lines of D, CS or A [8] , [10] , [17] , called cable faults. So we use cable faults and RAM chip faults in the testing of a RAM unit. Before getting into the details of testing, we describe the organization of a RAM unit shown in Fig. 3 .
The RAM chips in a RAM unit are arranged in a twodimensional array with q rows and W columns, where q, W > 1 and W is a power of 2, so that at any time we may select the W RAM chips in a row for reading, or writing. Each row has a storage capacity of N words, wherein a word is W bits long. Since at any time at most one row is selected, the Z cables of RAM chips on a column can be connected to one line in D cable and thus we have W lines in D cable. In addition, the array organization of RAM chips facilitates regularity in connecting CS and A cables to RAM. chips. We use this array organization of We use the terms location, storage word, contents of location, store, retrieve, and address with the usual meaning.
III. DIAGNOSING CABLE FAULTS
We now develop tests for an D-fault, an CS-fault and an A-fault in a RAM unit. The primary concern is to devise tests so that it is not invalidated [14] by RAM chip faults. The presence of one or more of the lines in D, but not all, stuck-at-0 or 1 is defined to be a D-fault.
An easy way to test for a D-fault is by writing a distinct word and its complement in any one location of each of the q rows of RAM chips in a RAM unit and reading the results. If line di in D is stuck-at-1, then we will observe ---. .. ... ---after writing each of the q words and the q complements of the words. If line di in D is stuck-at-0, then we will observe ---... 0... ---after writing each of the q words and its q complements. We write a distinct word in each row of RAM chips to avoid false indication. This is because the Z cables of all RAM chips in a column of an RAM unit are connected to one line in D and if any one of the Z cables on the ith column is stuck-at-0(1), then without using a word for each row, we might conclude incorrectly that line di in D is stuck-at-0 (1). The test length is 2q and test generation is possible by using increment and decrement operations.
Experiment 1:
1) Store a word WO with all bits zero in a location of a row of RAM chips.
2) Increment WO by 1. Store WO in a location in a new row of RAM chips and repeat this step.
3) Retrieve the contents of locations, in the sequence in which they are stored, and form a matrix, called MO, of q rows and Wcolumns. In the following experiments, the address of a location is denoted by (ij) where i(j) is the binary value of the p-tuple to row (column) decoder and 0 < i, j < (2P -1).
The test for detecting faults in DC is described by the following experiment.
Experiment 4:
1) Let the xth row of RAM chips be subjected to testing and i = 0.
2) Store the word WI with all bits one in a location corresponding to the address (i,i). Store the word WO with all bits zero in locations corresponding to all addresses except (i,i).
3) Retrieve the contents of the locations. If the content of the location corresponding to (i,i) is not Wi due to the yth bit in the retrieved word or the content of any one of the locations corresponding to other addresses, except (i,i), is not WO due to yth bit in the retrieved word, then the yth RAM chip in the xth row of RAM chips is faulty, where 1 < y < W. 4) Repeat 2) and 3) after incrementing i by one while the value of i is less than 2P.
We now show that this test is also a test for detecting stuck-at-O(1) fault in R. The physical significance of a stuck-at-0 fault on a row (column) line is that the row (column) of storage elements in M corresponding to that line is always selected while writing or reading in any storage element of M. The significance of a stuck-at-I fault is similar to that described for lines in the CS cable stuck-at-1.
We note that from the definition of R cable, a row (column) line exists for each distinct p-tuple i(j) in the address (ij) where 0 < i, j < (2P -1). If the l1th row line is stuck-at-0, then the location accessed by the address (11,l) is also accessed by the addresses (13,11), 13 = 0, 1, 2, (2p -1).
The word Wi with all bits one is first stored in the location corresponding to the address (11,l) in step 2) of Experiment 4. Then, the word WO is stored in that location, which is detected in step 3) of Experiment 4. If the l1th row line is stuck-at-1, then every word retrieved from the memory corresponding to the addresses (11,13), 13 = 0, 1, 2, (2P -1) is the same at all times. This is detected by Experiment 4. By using a similar argument, it can be shown that column lines stuck-at-0 or 1 are detected by Experiment 4.
The following experiment detects extended 0(1) fault.
Experiment 5:
1) Let the xth row of the RAM chips be subjected to testing and j = 0.
2) Store the word WI with all bits one in locations corresponding to addresses
where [ ] means modulo 2P. Store the word WO with all bits zero in the locations corresponding to the remaining addresses.
3) Retrieve the contents of the locations. If the content of any one of the locations corresponding to (i, [i + ]), i = O, 1, 2, , (2P -1) is not Widue to the yth bit in the retrieved word, or the content of any one of the locations corresponding to the remaining addresses is not WO due to the yth bit in the retrieved word, then the yth RAM chip in the xth row of RAM chips is faulty, where 1 y < W. 4) Repeat 2) and 3) after incrementing j by one while the value of j is less than 2P.
5) Change Wi to WO and WO to WI in 2) and repeat
2)-4).
It is evident that this experiment also detects stuck-at-0 (1) fault in the storage elements of M. The experiment is illustrated by the following example.
Example 4: Let us consider RAM chips with 4 x 4 storage array for M and let W = 2. The words stored in M by step 2) of Experiment 5 are shown in Table IV .
Testfor An API-Fault
The problem of designing a test with 32N writes and reads to detect API-fault is reduced to the problem of finding 32 x 9 writes and reads to detect adjacent pattern interference faults in each of the storage elements of a 3 x 3 block, shown in Fig. 4 . Let the term assignment be used to represent writing into the 9 storage elements of a block, for example, Fig. 4 and so in 32 x 9 writes and reads to the storage elements of a block, the API-fault in each of the storage elements in the block can be detected.
(1) 100 000 100 (5) yth bit, then the yth RAM chip in the xth row of RAM chips is faulty. 4) Repeat 2) and 3) while the value of i is less than 33 after incrementing i by one.
V. LOCATING FAULTY COMPONENTS The sequence in which the tests are to be performed so that faults may be located in a RAM unit is determined by using the diagnostic graph approach [14] , [23] . We note that all the tests described perform select address, write and read. During read, the lines of the D cable are used. Consequently, a D-fault invalidates [14] The test generation for API-faults uses a controlled register [23] to write the lth assignment in each block of M in a row of RAM chips. The controlled register consists of a counter with (p + 1) bits which controls a register with 9 bits and two operations. One operation right rotates the three least significant bits of the register without disturbing the rest. The second operation right-rotates the entire register by 3 bits.
The following experiment detects API-faults. Experiment 6: Let WO be a word with all bits 0 and WI be a word with all bits 1. By changing 0 to WO and 1 to WI, the set of assignments shown above can be used to write into blocks of storage words. 1) Let the xth row of RAM chips be subjected to testing and i = 1.
2) Store the words corresponding to ith assignment in each block of 3 rows and 3 columns in M.
3) Retrieve the contents of all the locations used in step [23] . The experiments that detect RAM chip faults may be performed in any order.
VI. CONCLUSION
Faults in a RAM unit can be modeled using cable faults and RAM chip faults. It is shown that, with array organization for the RAM unit and SA organization for RAM chips, these faults can be detected and located to lines in the various cables or RAM chips in the RAM unit by performing a sequence of tests with a total length of (32 + 3(2P))Nq. The tests for the faults are of minimal length with respect to SA organization of RAM chips, which has been shown in Section IV. Test generation for cable faults and RAM chip faults require very little computation except for the encoding and decoding. The test for the adjacent pattem interference fault is efficiently performed by using the "controlled register."
The tests in this paper have been programmed on Intel's 8080 microprocessor with 2-is instruction cycle time to diagnose RAM units. The estimated time for diagnosing a RAM unit with W = 8, q = 4 and N = 4k (i.e., a RAM unit with a storage capacity of 16 k bytes) is under 1 min. The amount of storage needed for the programs is around 1.5 k bytes. The small execution time and storage requirements makes the tests furthermore attractive in diagnosing the memory of microprocessor systems [22] .
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